vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: Dynamic IR-DROP VS Static IR-DROP
Posted by: thunder127     10/4/2007 7:04:43 AM     Category: CMOS
Questions posted: 1         Comments Posted: 0

Hi all,

i need some clarification about the defference between Dynamic and static IR-DROP Analysis.

what's kind of problem that Dynamic and static IR-DROP chek? how can a designer waives these issues?


Posted by: phy_des     10/6/2007 6:23:20 AM
Comments Posted:5       Questions Posted:8

Steady-state IR drop is caused by the resistance of the metal wires comprising the power distribution network.Further, dynamic IR drop occurs when the simultaneous switching of on-chip components such as clocks, clocked elements, bus drivers and memory decoder drivers causes a dip or spike in the power/ground grid.


Posted by: sbudhwar     10/5/2007 11:11:31 AM
Comments Posted:3       

IR drop is the drop in VDD voltage level due to current flows in the metal interconnect lines.

Static IR drop refers to the drop due to current flow when the circuit is at a steady state i.e. no inputs are switching.

Dynamic IR drop refers to voltage drop due to currents flowing when the circuit is switching i.e. performing some function. Dynamic IR drop is greater than statis IR drop since the current flowing in the metal interconnect is greater than when the circuit is in a steady state.

At process geometries of 65nm and below, you cannot waive these checks, as the instantaneous VDD voltage directly impacts the performance of the circuit in queation.




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
266
104
86
76
75
70
63
61
57