vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: difference between VERILOG and VHDL
Posted by: mpkrishna     12/20/2004 5:46:52 AM     Category: ASIC
Questions posted: 2         Comments Posted: 0
Dear friend

What is the difference between VHDL language and
VERILOG language??????

why almost all ASIC companies used VERILOG is design language is their any specific reason for this ??????


rgs
krishna

Posted by: THE KING     1/16/2009 4:42:31 AM
Comments Posted:1       Questions Posted:1

VHDL is based on Ada, for syntax.
Verilog is based on C, for syntax.

Verilog is not as strict as VHDL for syntax, which could lead to 'sloppy' coding practice.

VHDL is more formal, Verilog is less formal.

Verilog is much easier to learn than VHDL

VHDL may be used to write code from the higher-order system level down to the gate level. Verilog is inefficient at writing system level code, but may be used to write code down to sub-gate levels (the newer SystemVerilog may solve this problem of system level coding).

Neither is used to model transistors/diodes/resistors/etc.

Both may be used to model behavior as well as discrete gate-level logic.

There is a new 'analog' version of Verilog that is either under development, or is available. There is no analogVHDL.


Posted by: vijai_c     7/31/2008 9:00:11 AM
Comments Posted:2       

how can we assign a set of memory to store the various programmes through the ports in vlsi design


Posted by: sumedha_15     8/30/2007 2:56:55 AM
Comments Posted:1       

What is the differenc between Verilio & VHDL?
Which is more easy to use?


Posted by: unsubscribed     1/24/2005 2:19:04 AM

dear friend's

What is the difference between VHDL language and
VERILOG language??????

why almost all ASIC companies used VERILOG is design language is their any specific reason for this ??????

mukesh



Posted by: divya mani     1/6/2005 10:06:13 AM
Comments Posted:3       Questions Posted:1

Both r RTL( register tranfer level)coding only.
verilog is similar to c language. so most of the companies preferring verilog.




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
266
104
86
76
75
70
63
61
57