vlsibank

Log in or Sign up.
Main EDA Embedded Systems ASIC FPGA VHDL Verilog CMOS Semiconductors DSP Mixed Signal Architecture Miscellaneous

<-- Previous Next -- > TOPIC: 8*8 matrix multiplication in vhdl
Posted by: amritasajja     12/14/2010 10:37:26 PM     Category: VHDL
Questions posted: 1         Comments Posted: 1
i want 8*8 matrix multiplication in vhdl
i have return a code for matrix multiplication for 3*3 but it does not result correct ans
pls check it

type st is array (0 to 2,0 to 2) of std_logic;
signal am,k,q,x:st;


process (a)
variable i,j,n,m:integer:=0;
begin
--if i=0 then
for i in 0 to 2 loop
for l in 0 to 2 loop
for j in 0 to 2 loop
q(i,j)<=k(i,j) and am(j,l);
if j=0 then
x(i,l)<=q(i,j);
else
x(i,l)<=q(i,j-1) xor q(i,j);
end if;
end loop;
end loop;
end loop;
--end if;
end process;
end Behavioral;

Posted by: vijaypatil     12/25/2010 5:39:14 PM
Comments Posted:3       

it is gud to use ip core present xilinx ise .by using this we easily get any type of multiplication




You have to be logged in to be able to post a comment. To login click here. First time? Sign up. It just takes a few minutes to sign up.

Login to access the site

  Username:
  Password:
   Signup Forgot Password?    

Users with most replies

   User
 No. of Replies
266
104
86
76
75
70
63
61
57